



Image

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No. : 10/088,205
Applicant : Yasuhito TAKEO et al.
Filed : July 16, 2002
TC/A.U. : 2816
Examiner : Linh M. Nguyen

Docket No. : 2469-111
Customer No. : 06449
Confirmation No. : 1065

Director of the United States Patent
and Trademark Office
P.O. Box 1450
Alexandria, Virginia 22313-1450

SUPPLEMENT TO INFORMATION DISCLOSURE STATEMENT

In connection with the above-identified application, the publication "A Monolithic 156 Mb/s Clock and Data Recovery PLL Circuit Using the Sample-and-Hold Technique" submitted with the Information Disclosure Statement of March 19, 2004 was filed incomplete (one page was missing). Accordingly, a complete copy of the publication has now been obtained and is submitted herewith to replace the copy filed on March 19, 2004.

Respectfully submitted,

ROTHWELL, FIGG, ERNST & MANBECK, p.c.

By Vincent M. DeLuca
Vincent M. DeLuca
Attorney for Applicants
Registration No. 32,408

1425 K Street, N.W.
Suite 800
Washington, D.C. 20005
Telephone: (202)783-6040